EXHIBIT 007

### U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

#### '818 Patent Claim

## Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1

1. Integrated circuit comprising a plurality of processing modules (M, S) said modules being disposed on the same chip, and

Without conceding that the preamble of claim 1 of the '818 Patent is limiting, Qualcomm Incorporated and Qualcomm Technologies, Inc.'s (together, "Qualcomm") Snapdragon 8+ Gen 1 Mobile Platform (hereinafter, the "Snapdragon SoC") is an integrated circuit.



# Snapdragon 8+ Gen 1 Mobile Platform

New power and performance enhancements deliver the ultimate boost across all your on-device experiences.

The Snapdragon° 8+ Gen 1 Mobile Platform is our premium-tier powerhouse. Qualcomm° Adreno¨ GPU offers a 10% increase in GPU clock speeds and 30% GPU power reduction while the Qualcomm° Kryo¨ CPU provides 10% better CPU performance and 30% CPU improved power efficiency. Plus, this platform delivers additional power savings and extended performance across the board—including over 80 minutes longer video streaming and more than 50 minutes longer web browsing.

https://www.qualcomm.com/products/application/smartphones/snapdragon-8-series-mobile-platforms/snapdragon-8-plus-gen-1-mobile-platform

\_

<sup>&</sup>lt;sup>1</sup> The Snapdragon SoC is charted as a representative product made used, sold, offered for sale, and/or imported by or on behalf of Qualcomm. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| 8 Patent Claim | Qualcomm Snapdragon 8+  | Gen 1 Mobile Platform Syster  | m on Chip <sup>1</sup>   |
|----------------|---|---|--|
|                | Adreno GPU; Qualcomm Kr<br>Foundations, Trusted Execu                       | yo CPU; Qualcomm Hexagon<br>tion Environment & Services, S                        | nodules, for example Qualcomm<br>Processor; and Platform Security<br>Secure Processing Unit (SPU):   |
|                | Snapdragon 8+ mobile platform Gen 1   |   | SPECIFICATIONS & FEATURES  |
|                | Artificial Intelligence   | Camera  | CPU  |
|                | Qualcomm® Adreno® GPU   | Qualcomm Spectra* Image Signal Processor  | Kryo CPU   |
|                | Qualcomm* Kryo** CPU  | Triple 18-bit ISPs  | Up to 3.2 GHz, with Arm Cortex-X2 technology   |
|                | Qualcomm* Hexagon** Processor   | Up to 3.2 Gigapixels per Second computer vision ISP                               | 64-bit Architecture  |
|                | Fused Al Accelerator  | (CV-ISP)  |  |
|                | Hexagon Tensor Accelerator  | Up to 36 MP triple camera @ 30 FPS with Zero<br>Shutter Lag                       | Visual Subsystem   |
|                | Hexagon Vector eXtensions   | Up to 64+36 MP dual camera @ 30 FPS with Zero                                     | Adreno GPU   |
|                | Hexagon Scalar Accelerator  | Shutter Lag   | Vulkan* 1.1 API support  |
|                | Support for mix precision( INT8+INT16)                                      | <ul> <li>Up to 108 MP single camera @ 30 FPS with Zero</li> </ul>                 | HDR gaming (10-bit color depth, Rec. 2020  |
|                | Support for all precisions (INT8, INT16, FP16)                              | Shutter Lag   | color gamut)   |
|                | Qualcomm* Sensing Hub   | Up to 200 Megapixel Photo Capture   | Physically Based Rendering     Manager Rendering   |
|                |   | Rec. 2020 color gamut photo and video capture                                     | Volumetric Rendering     Advance Frame Mating Engine   |
|                | 5G Modem-RF System  | Up to 10-bit color depth photo and video capture                                  | <ul> <li>Adreno Frame Motion Engine</li> <li>API Support: OpenGL* ES 3.2, OpenCL* 2.0 FP,</li> </ul> |
|                | Snapdragon* X65 5G Modem-RF System  | 8K HDR Video Capture + 64 MP Photo Capture  | Vulkan 1.1   |
|                | 5G mmWave and sub-6 GHz, standalone   | 10-bit HEIF: HEIC photo capture, HEVC video capture                               | <ul> <li>Hardware-accelerated H.265 and VP9 decoder</li> </ul>                                       |
|                | (SA) and non-standalone (NSA) modes, FDD, TDD     Dynamic Spectrum Sharing  | Video Capture Formats: HDR10+, HDR10, HLG,<br>Dolby Vision                        | <ul> <li>HDR Playback Codec support for HDR10+, HDR10,<br/>HLG and Dolby Vision</li> </ul>           |
|                | <ul> <li>mmWave: 8 carriers, 2x2 MIMO</li> </ul>                            | 8K HDR Video Capture @ 30 FPS   |  |
|                | · Sub-6 GHz: 4x4 MIMO   | 4K Video Capture @ 120 FPS  | Security   |
|                | · Qualcomm* 5G PowerSave 2.0  | Slow-mo video capture at 720p @ 960 FPS   | Platform Security Foundations, Trusted Execution   |
|                | Qualcomm* Smart Transmit* 2.0 technology                                    | Bokeh Engine for Video Capture  | Environment & Services, Secure Processing Unit (SPU)   |
|                | Qualcomm* Wideband Envelope Tracking     Qualcomm* Al Enhanced Signal Reset | Video super resolution  | Trust Management Engine  |
|                | Qualcomm® Al-Enhanced Signal Boost     Global 5G multi-SIM                  | Multi-frame Noise Reduction (MFNR)  | Qualcomm* wireless edge services (WES) and   |
|                |   | Locally Motion Compensated Temporal Filtering                                     | premium security features  |
|                | Downlink: Up to 10 Gbps  Multimode support: 5G NR, LTE including CBRS,      | Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support | Qualcomm* 3D Sonic Sensor and Qualcomm* 3D<br>Sonic Max (fingerprint sensor)                         |
|                | WCDMA, HSPA, CDMA 1x, EV-DO, GSM/EDGE                                       | Al-based face detection, auto-focus, and auto-exposure                            | Qualcomm* Type-1 Hypervisor  |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| Qualcomm Spandragon 8+ 0   | Gen 1 Mobile Platform Syste  | m on Chip <sup>1</sup>   |
|--|--|--|
| Wi-Fi & Bluetooth  |  | Charging   |
| Qualcomm* FastConnect** 6900 System  | Audio  | Qualcomm® Quick Charge™ 5 Technology   |
| <ul> <li>Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.11ax),</li> </ul>   | Qualcomm Aqstic" audio codec (WCD9385)   |  |
|  | New Qualcomm Aqstic smart speaker amplifier  | Location   |
| Peak speed: 3.6 Gbps   | , ,  | GPS, Glonass, BeiDou, Gatileo, QZSS,<br>NavlC capable  |
| Channel Bandwidth: 20/40/80/160 MHz  | -108dB   | Dual Frequency GNSS (L1/L5)  |
|  | Qualcomm* Audio and Voice Communication Suite  | Sensor-Assisted Positioning  |
|  |  | Urban pedestrian navigation with   |
| · 4K QAM   |  | sidewalk accuracy  Global freeway lane-level vehicle navigation  |
| OFDMA (Uplink & Downlink)  |  | Global neeway lane-level vericle havigation  |
| ,  |  | Memory   |
| Open, WPA3 Easy Connect, WPA3-Personal   |  | Support for LP-DDR5 memory up to 3200 MHz  |
| Integrated Bluetooth   | up to 4K @ 60 Hz   | Memory Density: up to 16 GB  |
| Bluetooth Features: Bluetooth* 5.3, LE Audio, Dual<br>Bluetooth antennas   | <ul> <li>10-bit color depth, Rec. 2020 color gamut</li> <li>HDR10 and HDR10+</li> </ul>  | General Specifications   |
|  | Demura and subpixel rendering for OLED Uniformity  | Full Suite of Snapdragon Elite Gaming" features  |
| Lossless, aptX Adaptive, and LE audio  |  | 4 nm Process Technology  |
|  |  | USB Version 3.1; USB Type-C Support  |
|  |  | Part Number: SM8475  |
| Certain aptions features available subject to Conter and OEM selection for an additional fe<br>fragalizagon, Qualizonne, Qualizonne Hesagon, Qualizonne Service, Qualizonne Service, Qualizonne Service, Qualizonne Service, and effects Qualizonne Technologies, Service service service services to Qualizonne Technologies, Service, S | ese yo, Qualcomm Smart Tenorarit, Qualcomm Widelbond Erwelope Teoloring, Qualcomm Al-Erinh O Sore Nosa, Qualcomm Factor Cornect, Snapdragon Sound, Qualcomm aptX, Snapdragon Elei Repetition of State Studietiese parlagon Sound, Krya, Smart Tensmit, Qualcomm Spectra, Qualcomm Agata, Snapdragon Se   | ght, and Quick Charge are trademaks or registered trademaks of Qualcomm incorporated.  |
| Without conceding that the r   | preamble of claim 1 of the '818  | Patent is limiting, the Snapdragon SoC   |
| utilizes Arteris network on chip interconnect technology, and/or a derivative thereof,   |  |  |
|  |  |  |
|  |  | =  |
| between a first and at least or  | ne second module (M, S) in th  | ie Snapdragon SoC, wherein said  |
| modules communicate via a  | network on chip, either literal  | lly or under the doctrine of equivalents.  |
|  | Wi-Fi & Bluetooth* Qualcomm* FastConnect* 6900 System  Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (8021lax),  Wi-Fi 5 (8021lac), 802.1la/b/g/n  Channel Bandwidth: 20/40/80/160 MHz  8-stream sounding (for 8x8 MU-MIMO)  MIMO Configuration: 2x2 (2-stream)  MU-MIMO (Uplink & Downlink)  4K QAM  OFDMA (Uplink & Downlink)  4-Stream (2x2 + 2x2) Dual Band Simultaneous (DBS)  Wi-Fi Security: WPA3-Enterprise, WPA3-Enhanced Open, WPA3-Easy Connect, WPA3-Personal  Integrated Bluetooth  Bluetooth Features: Bluetooth* 5.3, LE Audio, Dual Bluetooth antennas  Bluetooth audio: Snapdragon Sound* Technology with support for Qualcomm* aptX* Voice, aptX Lossless, aptX Adaptive, and LE audio  snapdragon.com  ***napdragon.com*  ***napdragon.co | Qualcomm* FastConnect* 6900 System  Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.1lax), Wi-Fi Spectral Bands: Yd-GHz, 5 GHz, 6 GHz Peak speed: 3.6 Gbps Channel Bandwidth: 20/40/80/160 MHz B-steam sounding (for 8x8 MU-MIMO) MIMO Configuration: 2x2 (2-stream) MU-MIMO (Liplink & Downlink) GFDMA (Uplink & Downli |

### U.S. Patent No. 7,366,818 (Radulescu & Goossens)



## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim    | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip <sup>1</sup>   |
|----------------------|--|
| 010 I decite Cidilli | Certain Arteris Technology Assets Acquired   |
|                      | Certain Arteris rechinology Assets Acquired  |
|                      | by <b>Kurt Shuler</b> , on October 31, 2013  |
|                      | Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP  |
|                      | SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.  |
|                      | 66 Arteris NoC technology has been and will continue to be a key enabler for   |
|                      | creating larger and more complex chips in a shorter amount of time at a  |
|                      | lower cost. This acquisition of our technology assets represents a validation  |
|                      | of the value of Arteris' Network-on-Chip interconnect IP technology.   |
|                      | ARTERİSI   |
|                      | K. Charles Janac, President and CEO, <b>Arteris</b>  |
|                      | As part of the acquisition transaction, Arteris retains the right to license, support and maintain the existing Arteris FlexNoC and Arteris FlexLLI product lines in order to fulfill existing and new licensing contracts.  Qualcomm has agreed to make certain FlexNoC updates available to Arteris based upon an agreed upon schedule and provide certain engineering support to Arteris. Arteris has rights to make customer support-related modifications to FlexNoC. There are no changes in Arteris' contractual obligations or operations with customers or industry partners. |
|                      | https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31;<br>https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team   |


## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1   |  |
|-------------------|---|--|
|                   | In the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":  |  |
|                   | 11.3.1.1 Transaction Layer  |  |
|                   | The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers: |  |
|                   | A master sends request packets.   |  |
|                   | Then, the slave returns response packets.   |  |
|                   | As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets  |  |


## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1  |
|-------------------|--|
|                   | on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network. |


#### U.S. Patent No. 7,366,818 (Radulescu & Goossens)



### U.S. Patent No. 7,366,818 (Radulescu & Goossens)




#### U.S. Patent No. 7,366,818 (Radulescu & Goossens)



## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim  | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1  |
|--|--|
| from the first module to the   | 11.3.1.1 Transaction Layer   |
| second modules and return messages from the second modules to the first module | The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:  |
|  | <ul> <li>A master sends request packets.</li> </ul>  |
|  | <ul> <li>Then, the slave returns response packets.</li> </ul>  |
|  | As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets   |
|  | on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network. |

### U.S. Patent No. 7,366,818 (Radulescu & Goossens)



## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| Example No            | C Functional Safety Med  | chanisms  |
|-----------------------|--|---|
| Function              | Failure Modes  | Safety Mechanisms   |
| Packetization         | External interface corruption; External protocol violation; Packet corruption  | External placeholder (ECC/Parity); Packet validit checker; Duplication; Initiator timeout |
| Transport             | Packet corruption  | ECC/Parity + checker; Packet validity checker;<br>Initiator timeout                       |
| Clocking and reset    | Clock / reset glitch; Frequency error;   | External Timeout AoU;   |
|                       | Wrong clock gating   | Initiator timeout; Packet validity checker;<br>Percentage safe AoU                        |
| Safety reporting      | Missed / incorrect reporting; unexpected reporting of Fault                    | Register parity; Regular check AoU  |
| Safety mechanism      | Missed / incorrect reporting; unexpected reporting of Fault                    | BIST; Regular check AoU   |
| Functions             | Failure Modes  | Safety Mechanisms   |
| 10 © 2018 Arm Limited |  | ARTERİS 📭 🛨 🔾   |
| Implementing ISO 2    | 6767 Compliant Al Systoms with Ar  | m and Autoric ID  |
| 1                     | 6262 Compliant AI Systems with Ar<br><u>s.com/download-arm-arteris-ip-ai-r</u> |   |
| A o o famile on one 1 | o the Autoria NaCinalis dan "masslists   | rroli diter abooting" 1 "turana - C-  |
| <u> </u>              | e, the Arteris NoC includes "packet<br>esiliency, which may result in data be  | 5   |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1  |
|-------------------|--|
|                   | A. Advanced Data Protection and Reliability for SoC Interconnects  |
|                   | Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-  |
|                   | on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information  |
|                   | through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and   |
|                   | control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount   |
|                   | of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD controller.   |
|                   |  |
|                   | The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control  |
|                   | register parity checking and unit duplication and comparison that are all designed to extend error resiliency  |
|                   | beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the   |
|                   | inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually  |
|                   | test data protection hardware when activity is quiescent.  |
|                   | Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, <a href="https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf">https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf</a> at 7. |
|                   | As a further example, in the Arteris NoC, "[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC," which may result in data being dropped:   |


## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim   | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip <sup>1</sup>   |
|---|--|
|   | C. Transaction Timeout   |
|   | Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption.  SoC Reliability Features in the FlexNoC Resilience Package, http://itersnews.com/wpcontent/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf at 2. |
| at least one interface means (ANIP, PNIP) for managing the          | The Arteris NoC utilized by the Snapdragon SoC has at least one interface means (ANIP, PNIP) for managing the interface between a module (M, S) and the network (N, RN), either literally or under the doctrine of equivalents.  |
| interface between<br>a module (M, S)<br>and the network<br>(N, RN), | For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:  |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1  |
|-------------------|--|
|                   | 11.3.1.1 Transaction Layer   |
|                   | The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:  |
|                   | A master sends request packets.  |
|                   | <ul> <li>Then, the slave returns response packets.</li> </ul>  |
|                   | As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets   |
|                   | on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network. |

### U.S. Patent No. 7,366,818 (Radulescu & Goossens)



## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1  |  |
|-------------------|--|--|
|                   | 11.3.2 Network Interface Units   |  |
|                   | The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:  |  |
|                   | <ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a<br/>master node to the NoC</li> </ul>   |  |
|                   | <ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave<br/>node to the NoC</li> </ul>  |  |
|                   | Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317. |  |
|                   | In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC":   |  |
|                   |  |  |


## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1   |
|-------------------|---|
|                   | 11.3.2.1 Initiator NIU Units  |
|                   | Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully |
|                   | user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.   |
|                   | A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can  |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1   |
|-------------------|---|
|                   | burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is |
|                   | <ul> <li>During a read request, until the requested data arrives from the Rx port</li> <li>During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>When an internal FIFO is full</li> </ul>   |


### U.S. Patent No. 7,366,818 (Radulescu & Goossens)



## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip <sup>1</sup>   |
|-------------------|--|
| olo Patent Ciann  | NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets":   |
|                   | 11.3.2.2 Target NIU Units  |
|                   | Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always |
|                   | 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.                 |

### U.S. Patent No. 7,366,818 (Radulescu & Goossens)



## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim           | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1  |
|-----------------------------|--|
|                             |  |
| wherein said                | The interface means of the Arteris NoC utilized by the Snapdragon SoC comprises a first  |
| interface means             | dropping means (DM) for dropping data, either literally or under the doctrine of equivalents.  |
| (ANIP, PNIP)                |  |
| comprises a first           | For example, the Arteris NoC uses Network Interface Units (NIUs), which include Initiator NIUs,  |
| dropping means              | that are "used to connect a master node to the NoC," and the Target NIUs, that are "used to  |
| (DM) for dropping data, and | connect a slave node to the NoC":  |
| uata, anu                   | 44.2.2. Notice I betofore Helita   |
|                             | 11.3.2 Network Interface Units   |
|                             | The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:  |
|                             | <ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a<br/>master node to the NoC</li> </ul>   |
|                             | <ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave<br/>node to the NoC</li> </ul>  |
|                             | Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317. |
|                             | For example, the Arteris NoC addresses packet corruption using, among other mechanisms, "packet validity checker" and "initiator timeout," which may result in data being dropped:   |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| External interface corruption; External protocol violation; Packet corruption  Packet corruption  Clock / reset glitch; Frequency error; | External placeholder (ECC/Parity); Packet valid checker; Duplication; Initiator timeout  ECC/Parity + checker; Packet validity checker; Initiator timeout |
|--|---|
| ·  |   |
| Clock / reset glitch: Frequency error:   |   |
| clock / reset gitteri, rrequerity error,   | External Timeout AoU;   |
| Wrong clock gating   | Initiator timeout; Packet validity checker;<br>Percentage safe AoU  |
| Missed / incorrect reporting; unexpected reporting of Fault  | Register parity; Regular check AoU  |
| Missed / incorrect reporting; unexpected reporting of Fault  | BIST; Regular check AoU   |
| Failure Modes  | Safety Mechanisms   |
|  | ARTERİS 📴 + 🕻   |
|  | Missed / incorrect reporting;<br>unexpected reporting of Fault<br>Missed / incorrect reporting;<br>unexpected reporting of Fault                          |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1  |
|-------------------|--|
|                   | A. Advanced Data Protection and Reliability for SoC Interconnects  |
|                   | Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-  |
|                   | on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information  |
|                   | through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and   |
|                   | control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount   |
|                   | of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD   |
|                   | controller.  |
|                   | The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control  |
|                   | register parity checking and unit duplication and comparison that are all designed to extend error resiliency  |
|                   | beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the   |
|                   | inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually  |
|                   | test data protection hardware when activity is quiescent.  |
|                   | Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, <a href="https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf">https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf</a> at 7. |
|                   | As a further example, in the Arteris NoC, "[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC," which may result in data being dropped:   |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim   | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1   |
|---|---|
|   | C. Transaction Timeout  |
|   | Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption. |
|   | SoC Reliability Features in the FlexNoC Resilience Package, <a href="http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf">http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf</a> at 2.   |
| wherein the dropping of data and therefore the                            | In the Arteris NoC utilized by the Snapdragon SoC, the transaction completion can be controlled by the interface means, either literally or under the doctrine of equivalents.  |
| transaction<br>completion can be<br>controlled by the<br>interface means. | For example, the Arteris NoC uses Network Interface Units (NIUs), which include Initiator NIUs, that are "used to connect a master node to the NoC," and the Target NIUs, that are "used to connect a slave node to the NoC":   |
|   | 11.3.2 Network Interface Units  |
|   | The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:   |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip <sup>1</sup>   |
|-------------------|--|
|                   | <ul> <li>Initiator NIU—third party protocol-to-NTTP, used to connect a<br/>master node to the NoC</li> </ul>   |
|                   | <ul> <li>Target NIUs—NTTP-to-third party protocol, used to connect a slave<br/>node to the NoC</li> </ul>  |
|                   | Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 316-317. |
|                   | For example, the Arteris NoC addresses packet corruption using, among other mechanisms, "packet validity checker" and "initiator timeout," which may result in data being dropped:   |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| Desiration in         | Failure Modes   | Safety Mechanisms   |
|-----------------------|---|---|
| Packetization         | External interface corruption; External protocol violation; Packet corruption | External placeholder (ECC/Parity); Packet valid checker; Duplication; Initiator timeout |
| Transport             | Packet corruption   | ECC/Parity + checker; Packet validity checker;<br>Initiator timeout                     |
| Clocking and reset    | Clock / reset glitch; Frequency error;  | External Timeout AoU;   |
|                       | Wrong clock gating  | Initiator timeout; Packet validity checker;<br>Percentage safe AoU                      |
| Safety reporting      | Missed / incorrect reporting; unexpected reporting of Fault                   | Register parity; Regular check AoU  |
| Safety mechanism      | Missed / incorrect reporting; unexpected reporting of Fault                   | BIST; Regular check AoU   |
| Functions             | Failure Modes   | Safety Mechanisms   |
| 10 © 2018 Arm Limited |   | ARTERİS 📭 + (   |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1  |
|-------------------|--|
|                   | A. Advanced Data Protection and Reliability for SoC Interconnects  |
|                   | Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-  |
|                   | on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information  |
|                   | through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and   |
|                   | control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount   |
|                   | of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD controller.   |
|                   |  |
|                   | The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control  |
|                   | register parity checking and unit duplication and comparison that are all designed to extend error resiliency  |
|                   | beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the   |
|                   | inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually  |
|                   | test data protection hardware when activity is quiescent.  |
|                   | Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, <a href="https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf">https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf</a> at 7. |
|                   | As a further example, in the Arteris NoC, "[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC," which may result in data being dropped:   |

## U.S. Patent No. 7,366,818 (Radulescu & Goossens)

| '818 Patent Claim | Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip 1   |
|-------------------|---|
|                   | C. Transaction Timeout  |
|                   | Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption. |
|                   | SoC Reliability Features in the FlexNoC Resilience Package, <a href="http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf">http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf</a> at 2.   |